Optimizing Data Systems for Modern Storage Technology


Tarikul Islam Papon


PhD Researcher



DOMO DATA NEVER SLEEPS 10.0








Data Systems

Data Systems & Hardware



Memory Hierarchy

Hardware Trends

Evolution of Storage Technology



"Tape is Dead. Disk is Tape. Flash is Disk."

- Jim Gray

"Tape is Dead. Disk is Tape. Flash is Disk." - Jim Gray


Device	Size	Seq B/W	Time to read
HDD 1980	100 MB	1.2 MB/s	~ 1 min
HDD 2022	4 TB	125 MB/s	~ 9 hours


"Tape is Dead. Disk is Tape. Flash is Disk." - Jim Gray

Device	Size	Seq B/W	Time to read
HDD 1980	100 MB	1.2 MB/s	~ 1 min
HDD 2022	4 TB	125 MB/s	~ 9 hours


HDDs are moving deeper in the memory hierarchy

Solid State Drives







Goal: Developing Storage-Aware Data Systems




SSD Concurrency



Parallelism at different levels (channel, chip, die, plane block, page)




Block 0





Block 0


Block 1

Writing in a free page isn't costly!











Block 0




Block 0



Not all updates are costly!

What if there is no space?



. . .


Block 0


Block N

What if there is no space?



Garbage Collection!






Block 0

. . .


Block N



What if there is no space?



Garbage Collection!




. . .

Block 0

Block N

Read/Write Asymmetry in SSD



Higher average update cost (due to GC) \rightarrow *Read/Write asymmetry*

Read/Write Asymmetry


Out-of-place updates cause invalidation


"Erase before write" approach

Garbage Collection


Larger erase granularity


All these results in higher amortized write cost








Plane















Empirical Asymmetry and Concurrency

Device	α	k _r	k _w
Optane SSD	1.1	6	5
PCIe SSD	2.8	80	8
SATA SSD	1.5	25	9
Virtual SSD	2.0	11	19


- "A Parametric I/O Model for Modern Storage Devices", DaMoN 2021 <u>disc.bu.edu/papers/damon21-papon</u>

DaMoN@SIGMOD 2021

Guidelines for System Design in SSDs




Goal: Developing Storage-Aware Data Systems





IEEE ICDE 2023


Bufferpool is Tightly Connected to Storage





IEEE ICDE 2023













Traditional Bufferpool Manager




Popular Page Replacement Algorithms


LRU (Most Popular) LFU, FIFO (Simple) Clock Sweep (Commercial) CFLRU Flash-Friendly LRU-WSR

CFLRU






After Eviction:



	p7	p1 p6		p5	p4 p3	
	С	D	D	С	D	D
Cold flag		1	1		0	0

LRU-WSR



	p7	p6	p5	p4	р3	p2
	С	D	С	D	D	С
Cold flag		1		0	0	


The Challenges


With write asymmetry, exchanging


one write for one read is **NOT ideal**.


Without exploiting concurrency,

device remains vastly **underutilized**.











Asymmetry/Concurrency-Aware (ACE) Bufferpool Manager

ACE Bufferpool Manager




Use device's properties











ACE Bufferpool Manager



An Example




Let's assume: $k_w = 3$, LRU is the replacement policy & red indicates dirty page

Write request of page 8 comes

An Example ($k_w = 3$)

Candidate for eviction

write page 8




Since candidate page is clean, we simply evict 9


After eviction:





Write request of page 1 comes



В







An Example
$$(k_w = 3)$$

LRU LRU+ACE (w/o PF)



An Example
$$(k_w = 3, n_e = 2)$$

write page 1
LRU
B 8 6 2 3 5 7 4
An Example $(k_w = 3, n_e = 2)$
LRU+ACE (w/o PF) LRU+ACE (w/PF)
Candidate
8 6 2 3 5 7 4
8 6 2 3 5 7 4

B 1 8	6 2	3	5	7	
-------	-----	---	---	---	--

An Example
$$(k_w = 3, n_e = 2)$$

write page 1
LRU LRU+ACE (w/o PF) LRU+ACE (w/PF)
eviction window
8 6 2 3 5 7 4
After eviction:
After eviction:

B 1 8 6 2 3 5 7


4,5,2 concurrently written **4,7** evicted

An Example
$$(k_w = 3, n_e = 2)$$


write page 1
LRU LRU+ACE (w/o PF) LRU+ACE (w/PF)
B 8 6 2 3 5 7 4
8 6 2 3 5 7 4
8 6 2 3 5 7 4



After eviction:



Experimental Evaluation



Device	α	k _r	k _w
Optane SSD	1.1	6	5
PCIe SSD	2.8	80	8
SATA SSD	1.5	25	9
Virtual SSD	2.0	11	19


Workload:

synthesized traces

TPC-C benchmark

ACE Improves Runtime

Device: PCIe SSD



 α = 2.8, k_w = 8


ACE improves runtime by 22-26%

Negligible increase in buffer miss (<0.009%)

Benefit comes at no cost

Higher Gain for Write-Heavy Workload

Device: PCIe SSD




 α = 2.8, k_w = 8

Write-intensive workloads have higher benefit (up to 32%)


Write-Heavy Skewed Trace (r/w: 10/90, locality

Impact of R/W Ratio & Asymmetry



more writes, more speedup higher asymmetry, higher speedup good benefit even for low asymmetry

Impact of #Concurrent I/Os




Device: PCle SSD

IEEE ICDE 2023

$$\alpha$$
 = 2.8, k_w = 8

Highest speedup when optimal concurrency is used


Experimental Evaluation (TPC-C)



Experimental Evaluation (TPC-C) 2 Write-Heavy Read-Write Read-Only 1.5 **1.5x** Speedup **1.3x** OrderStatus OrderStatus OrderStatus OrderStatus New Order New Order ew Order evel StockLevel StockLevel **StockLeve**] New Ordeı Payment Payment Delivery Payment <u>Delivery</u> Payment Delivery eliver Mix Mix Mix Stocl 0.5 0 ACE-LRU

IEEE ICDE 2023

ACE Achieves 1.3x for mixed TPC-C



ACE works with **any** page replacement policy


Any prefetching technique can be used



With low engineering effort, any DBMS


bufferpool can benefit from this approach

Goal: Developing Storage-Aware Data Systems



Rise of Large Graphs

Graphs are everywhere!



Social Network


Physical Science


Transportation Network


Machine Learning

Real-world graphs often have more than a billion nodes

Processing Large Graphs









Distributed Systems

Single-node in-memory systems Single-node out-of-core systems

Out of Core Systems







Data partitioning


Improve memory & disk locality

Reduce random I/O

Designed for HDDs


Impact of Concurrency

DaMoN@SIGMOD 2021



Impact of Concurrency


DaMoN@SIGMOD 2021



Parallelizing Graph Traversal


Intra-Subgraph Parallelization


Inter-Subgraph Parallelization





process in parallel up to k_r nodes/subgraphs

Our Goal










Optimize for **storagebased** graph workloads Focus on **traversal** operations

Utilize SSD Concurrency Maintain core algorithm properties


Concurrency-Aware Graph (V, E) Manager



CAVE Architecture



Concurrent Graph Algorithms



Parallel BFS






processing in progress



yet to be processed

Each iteration involves

- 1. processing k_r vertices concurrently from
 - a list of vertices (frontier)
- 2. accessing neighbors of each vertex
- 3. updating vertex values
- 4. determining next frontier



Parallel BFS






processing in progress




yet to be processed


Each iteration involves


- 1. processing k_r vertices concurrently from
 - a list of vertices (frontier)
- 2. accessing neighbors of each vertex
- 3. updating vertex values
- 4. determining next frontier





Parallel BFS processed nodes yet to be processed processing in progress 400 \leftrightarrow 4K RR (w/o FS) 320 m No latency penalty for ~20 concurrent I/Os 80 A 0 1000 2000 3000 0 Bandwidth (MB/s) 4. determining next frontier **frontier** = {**B**, **D**, **E**, **F**}















#3



Experimental Evaluation

Dataset	Description	#Nodes	#Edges	Diameter	Size
FS	Friendster Social Network	65M	1.8B	32	32 GB
TW	Twitter Social Network	53M	2B	18	28 GB
RN	RoadNet Network of PA	1M	1.5M	786	47 MB
LJ	LiveJournal Social Network	5M	69M	16	1 GB
YT	YouTube Social Network	1.1M	3M	20	39 MB
SD	Synthetic data	50M	1.25B	6	20 GB


6 datasets

3 devices Optane SSD ($k_r = 6$) PCIe SSD ($k_r = 80$) SATA SSD ($k_r = 25$)

Approaches Used:


GraphChi, GridGraph, Mosaic, CAVE, CAVE_blocked

Preprocessing Time and Space Requirement




CAVE has low preprocessing time and low file size


Evaluation: Parallel BFS



Evaluation: Parallel BFS




Evaluation: Parallel BFS



Both CAVE implementations outperforms GridGraph, Mosaic and GraphChi

CAVE Utilizes Concurrent I/O


Dataset: FS




SATA SSD ($k_r = 25$) PCIe SSD ($k_r = 80$) Optane SSD ($k_r = 6$)

Device gets saturated at *optimal concurrency*

Summary




Concurrency-Aware Graph (V, E) Manager CAVE



CAVE implementations outperform SOA systems

SSD concurrency can accelerate graph traversal




Intra- and inter-subgraph parallelization


Conclusion & Future Work

Make *asymmetry* and *concurrency* part of *algorithm design*

... not simply an engineering optimization

Build algorithms/data structures for storage devices with asymmetry α and concurrency k index structures index structures index structures





Thank You!


Tarikul Islam Papon PhD Researcher




cs-people.bu.edu/papon/

Read/Write Asymmetry - Example


Device	Advertised Rand Read IOPS	Advertised Rand Write IOPS	Advertised Asymmetry
PCIe D5-P4320	427k	36k	11.9
PCIe DC-P4500	626k	51k	12.3
PCIe P4510	465k	145k	3.2
SATA D3-S4610	92k	28k	3.3
Optane P4800X	550k	500k	1.1




Initial State (Before `write p7')




Intermediate State



Final State (After `write p7')



Experimental Evaluation




Building Block for Parallelization

• ProcessQueue

- \circ processes all vertices of the same level in parallel
- \circ works on vertex level
- effective for sparse graph

ProcessQueueBlock

- \circ works on edge level
- \circ all edge blocks of the vertices of the same level is retrieved and processed
- \circ effective for dense graph



RN